

(December 11th @ 7:00 pm)




PROBLEM 1 (12 PTS)

- [illegible]

Timing diagram showing the relationship between the clock (clk), reset (resetsn), output enable (OE), data output (DATA), and internal signals (DI, Q, DO) over time. The data output is the square root of the input DI, rounded up. For example, when DI is 010100 (4), the output DATA is 010101 (5).

PROBLEM 3 (20 PTS)

- Pulse Detector: The circuit consists of a FSM and a flip flop. The timing diagram shows the behavior of the circuit. The flip flop makes sure that the output zq lasts for one clock cycle. Draw the State Diagram (any representation) of the given FSM (8 pts).



- Provide the State Diagram (any representation), the Excitation Table, and the Excitation equations of the following Finite State Machine. Is it a Mealy or Moore FSM? (12 pts)

$$Q_1(t+1) = (Q_1 + Q_0) \oplus w$$


$$Q_0(t+1) = (Q_1 \oplus Q_0) + w$$

$$z = wQ_1Q_0$$

State Assignment:

S0: $Q_1Q_0 = 00$ S1: $Q_1Q_0 = 01$
S3: $Q_1Q_0 = 10$ S2: $Q_1Q_0 = 11$


This is a Mealy FSM.



PRESENT STATE			NEXT STATE	
w	$Q_1Q_0(t)$		$Q_1Q_0(t+1)$	z
0	0 0		0 0	0
0	0 1		1 1	0
0	1 0		1 1	0
0	1 1		1 0	0
1	0 0		1 1	0
1	0 1		0 1	1
1	1 0		0 1	0
1	1 1		0 1	0





w	PRESENT STATE	NEXT STATE	z
0	S0	S0	0
0	S1	S3	0
0	S2	S3	0
0	S3	S2	0
1	S0	S3	0
1	S1	S1	1
1	S2	S1	0
1	S3	S1	0



PROBLEM 4 (23 PTS)

- Sequence detector: The machine has to generate $z = 1$ when it detects the sequence 1010011. Once the sequence is detected, the circuit looks for a new sequence.




- Draw the State Diagram (any representation), State Table, and the Excitation Table of this circuit with input x and output z . Is this a Mealy or a Moore machine? Why? (15 pts)
- Provide the excitation equations (simplify your circuit using K-maps or the Quine-McCluskey algorithm) (5 pts)
- Sketch the circuit. (3 pts)

- State Diagram, State Table, and Excitation Table:

State Assignment:

S1: Q=000 S2: Q=001
S3: Q=010 S4: Q=011
S5: Q=100 S6: Q=101
S7: Q=110



This a Mealy Machine. The output 'z' depends on the input as well as on the present state.

PRESENT STATE				NEXT STATE			
x	STATE	STATE	z	x	Q ₂ Q ₁ Q ₀ (t)	Q ₂ Q ₁ Q ₀ (t+1)	z
0	S1	S1	0	0	0 0 0 0	0 0 0 0	0
0	S2	S3	0	0	0 0 0 1	0 1 0 0	0
0	S3	S1	0	0	0 0 1 0	0 0 0 0	0
0	S4	S5	0	0	0 0 1 1	1 0 0 0	0
0	S5	S6	0	0	0 1 0 0	1 0 1 0	0
0	S6	S1	0	0	0 1 0 1	0 0 0 0	0
0	S7	S3	0	0	0 1 1 0	0 1 0 0	0
1	S1	S2	0	1	0 1 1 1	X X X X	X
1	S2	S2	0	1	1 0 0 0	0 0 1 0	0
1	S3	S4	0	1	1 0 0 1	0 0 1 0	0
1	S4	S2	0	1	1 0 1 0	0 1 1 0	0
1	S5	S4	0	1	1 0 1 1	0 0 1 0	0
1	S6	S7	0	1	1 1 0 0	0 1 1 0	0
1	S7	S1	1	1	1 1 0 1	1 1 0 0	0
				1	1 1 1 0	0 0 0 0	1
				1	1 1 1 1	X X X X	X

- Excitation equations, minimization, and circuit implementation:

$$Q_2(t+1) = \bar{x}Q_2\bar{Q}_1\bar{Q}_0 + xQ_2Q_0 + \bar{x}Q_1Q_0$$

$$Q_1(t+1) = \bar{x}Q_2\bar{Q}_1Q_0 + xQ_2Q_1\bar{Q}_0 + xQ_2Q_1 + \bar{x}Q_2Q_1 = \bar{x}Q_2\bar{Q}_1Q_0 + xQ_2Q_1\bar{Q}_0 + Q_2(x \oplus Q_1)$$

$$Q_0(t+1) = Q_2Q_1Q_0 + xQ_2$$


$$z = xQ_2Q_1$$

$Q_2(t+1)$					
	xQ_2	00	01	11	10
Q_1Q_0					
00	0	1	0	0	
01	0	0	1	0	
11	1	X	X	0	
10	0	0	0	0	

$Q_1(t+1)$					
	xQ_2	00	01	11	10
Q_1Q_0					
00	0	0	1	0	
01	1	0	1	0	
11	0	X	X	0	
10	0	1	0	1	

$Q_0(t+1)$					
	xQ_2	00	01	11	10
Q_1Q_0					
00	0	1	1	1	
01	0	0	0	1	
11	0	X	X	1	
10	0	0	0	1	

z					
	xQ_2	00	01	11	10
Q_1Q_0					
00	0	0	0	0	
01	0	0	0	0	
11	0	X	X	0	
10	0	0	1	0	




PROBLEM 5 (16 PTS)

- Draw the State Diagram (in ASM form) of the FSM whose VHDL description is shown below. Is it a Mealy or a Moore FSM?
- Complete the Timing Diagram.

```
library ieee;
use ieee.std_logic_1164.all;

entity myfsm is
    port ( clk, resetn: in std_logic;
          z, E, co: in std_logic;
          ER, LR, EC, EA: out std_logic);
end myfsm;
```



```
architecture behavioral of myfsm is
    type state is (S1, S2, S3);
    signal y: state;
begin
    Transitions: process (resetn, clk, z, E, co)
    begin
        if resetn = '0' then y <= S1;
        elsif (clk'event and clk = '1') then
            case y is
                when S1 =>
                    if E = '1' then
                        y <= S2;
                    else
                        y <= S1;
                    end if;

                when S2 =>
                    if z = '1' then y <= S3; else y <= S2; end if;


                when S3 =>
                    if E = '1' then y <= S3; else y <= S1; end if;
            end case;
        end if;
    end process;

    Outputs: process (y, z, E, co)
    begin
        ER <= '0'; LR <= '0'; EC <= '0'; EA <= '0';
        case y is
            when S1 =>
                ER <= '1'; EC <= '1';
                if E = '1' then
                    EA <= '1';
                end if;

            when S2 =>
                ER <= '1'; EA <= '1';
                if co = '1' then LR <= '1'; end if;
                if z = '0' then EC <= '1'; end if;

            when S3 =>
                end case;
        end process;
    end behavioral;
```

This is a Mealy Machine. The outputs 'x,w,z' depend on the input as well as on the present state.



PROBLEM 6 (18 PTS)

- Complete the timing diagram of the following digital circuit that includes an FSM (in ASM form) and a datapath circuit.

